A processor is balanced in carrying out a computation if its computing time equals its I/O time. When the computation bandwidth of a processor is increased, like when multiple processors are incorporated to form an array, the critical question is to what degree the processor's memory must be enlarged in order to alleviate the I/O bottleneck to keep the computation balanced. In this paper, for the sorting problem, we present two balanced algorithms on linearly connected and mesh-connected processor arrays, respectively, and show that they reach the derived lower bounds of memory sizes. We also verify that the time complexities of the algorithms are optimal under their respective hardware constraints. 8 1990
INTRODUCTION
With the advance of technology, the computation bandwidth of a processor can be greatly increased by incorporating multiple processors and operating them in parallel. However, due to hardware limitations, the I/O bandwidth of the processor cannot be increased as easily. As a result, the computation speed of such a processor is usually confined by its I/O speed. A general approach to alleviate this problem is to reside more local memory space in the processor in order to reduce its I/O requirement (Siewiorek, et al., 1982) . Moreover, in real applications, we often encounter a situation in which the problem size is far larger than the processor's memory size. Under this circumstance, the computation must be decom-posed into subcomputations to be executed one at a time. This requires a considerable amount of I/O operations to store and retrieve intermediate results. Thus, the time spent in I/O may dominates the total execution time of the computation. Kung (1985) proposed an information model to characterize a processor by its computation bandwidth, I/O bandwidth, and memory size. A processor is defined to be balanced for a computation if its computing time equals its I/O time. Consider a processor that can perform balanced computation to solve a given problem. Suppose the computation bandwidth of the processor is increased by a factor of a relative to its I/O bandwidth. Then in performing the same computation the processor will be unbalanced, i.e., the processor will have to wait for slower I/O and the I/O bottleneck occurs. This can be diminished by enlarging the processor's memory so that sufficient data can be prepared in time for operation during the computation. On the basis of this concept, Kung (1985) obtained some lower bound results on the memory size a processor must have in order to rebalance various computations as the processor's computation bandwidth is increased. He also claimed that we can view a collection of a identical processors as a new "larger" processor that has a computation bandwidth cx times bigger. The derived memory sizes are then evenly distributed to the processors in the larger processor. However, when implementing a computation on a processor array, besides the effects of computation bandwidth, I/O bandiwidth, and memory size, we must also take into account the influence of the communication pattern among the processors. Communication may play a dominant role in computation performance when one is solving a problem like sorting.
In this paper, we investigate balanced sorting on linearly connected and mesh-connected processor arrays. The sorting model we apply here is that keys can be used for comparisons but not for manipulations. Consider a linearly connected array of (Y processors, each with computation bandwidth C, I/O bandwidth I, and C/Z = log m, where m > a. The array's computation bandwidth is aC and its I/O bandwidth is still I. According to Kung's argument, in order to perform balanced sorting, the whole array needs fi(ma) memory size. But we show that, under the same condition, the processor array actually requires @(ama) size of memory, a higher and exact bound. Next we consider a mesh-connected array of ~2 processors, each with computation bandwidth C, I/O bandwidth Z, and C/Z = log m/2, m > (Ye. The computation bandwidth is now a2C and the I/O bandwidth becomes al. Similarly, by Kung's argument, the processor array requires ft(ma'2) size of memory to perform balanced sorting. However, we show that the processor array actually requires a higher @(a2ma'2) size of memory. Our proposed balanced sorting algorithms, which are used to provide memory size upper bounds, are indeed time optimal and exhibit asymptotic full speedups with (Y and (Ye processors, respectively.
BALANCEDCOMPUTATION
Now we formally present the information model and the concept of balanced computation introduced by Kung (1985) . As illustrated in Fig. 1 , a processor can be characterized by three factors: C: the computation bandwidth, which is the number of computing operations the processor can deliver per time unit, I: the I/O bandwidth, which is the maximum of the number of input operations and the number of output operations the processor can have per time unit, and M: the size of the processor's memory, in terms of the number of words.
Let Gomp (cost for computing) denote the number of computing opera- 
Suppose the ratio C/Z is increased by a factor of (Y. By (l), the processor will be rebalanced if the ratio C comp/Cio is increased by the same factor. In general, this can be achieved by enlarging the size of the processor's memory. Here we take sorting as the example to show how big the new memory size must be.
Consider the problem of sorting N data by comparisons only. The problem can be solved in two phases. of M data each. Phase 2 merges these sorted lists by using an M-way merge algorithm (Aho et al., 1976) . In phase 1, producing a sorted list of M data requires O(M log M) comparisons and O(M) I/O operations. In phase 2, we maintain a heap of M data which are the first elements of the current M sorted lists. This heap can be implemented in a memory of size O(M). For each I/O operation to the heap, there are @(log M) comparisons to be performed to reconstruct the heap. Therefore, for both phases, we have
10 Assume the processor is balanced for this computation; that is, C/Z = @(log M). Now if the ratio C/Z is increased by a factor of (Y, then by (I), we must also increase C comp/Cio by the same factor to rebalance the computation. In other words,
where M' is the required new memory size. Thus, by (2) and (3), we have M' = @(Ma).
It was proved in (Song, 1981) that, for sorting, Cj, = QNlog N/log M). Therefore, for the new memory size M', the new I/O requirement C$ = Cl(N log N/log M'). Let C&,p be the new computation cost. Then C&,,,,,l CL = owso, * log M'IN log N). Since the computation is rebalanced, C' comp/C:o = c&/Z = @(a log M). This implies that a log M = O(Cf,,, . log M'IN log N), and hence log M' = fi(a log M . N log NICK,,,). Suppose we want to minimize Ci, (= C&,,p . ZlaC) so as to minimize the total executing time; since Chomp = R(N log N) (Knuth, 1973) , log M' = 0(a log M) or M' = iI( Therefore, when C/Z is increasing by a factor of (Y, M' = @(Ma) is the minimum memory size to keep the computation balanced and the I/O requirement minimized.
A processor array is constructed by connecting a number of processors in some interconnection pattern. Kung (1985) viewed a collection of (Y processors as a new larger processor that has a computation bandwidth (Y times bigger. With this viewpoint, the above results about a single processor were directly applied to such a larger processor. As we see later, when some specific interconnection patterns are considered, the memory sizes used for balanced sorting turn out to be higher than expected. This is proved to be necessary under the communication restrictions of the array structures.
BALANCED SORTING ALGORITHMS
In recent years, there have been many parallel algorithms proposed for sorting on linearly connected or mesh-connected arrays of processors (Chen and Nussbaum, 1985; Lang et al., 1985; Miranker er al., 1983; Nassimi and Sahni, 1979; Owens and Ja'Ja', 1985; Thompson and Kung, 1977) . If we carefully probe these designs, however, we find that there are some problems incurred:
(1) It was commonly assumed that the computation bandwidth of a processor is equal to its 110 bandwidth, and the I/O bottleneck problem is ignored.
(2) It was taken for granted that the processor array always has adequate space to hold all the data involved in the computation.
(3) It was often assumed that the number of processors in the array is proportional to the problem size.
In this section, we present algorithms for balanced sorting on linearly connected and mesh-connected processor arrays under practical hardware conditions; namely, there is a bandwidth ratio between I/O and computation, and memory size and processor number are not arbitrarily large.
Balanced Sorting on a Linearly Connected Processor Array
Suppose we have a linearly connected array of three identical processors, as depicted in Fig. 2 . Each processor has a computation bandwidth C and an I/O bandwidth I, and C/Z = log m, where m is a positive constant. On this array, we again do the sorting in two phases. Phase 1 consists of Nl(3m3) rounds, each generating three sorted lists of m3 data.
Initially, we preload three groups of m3 data into the local memories MD31, MD21 , and MDlr , respectively. When processor Pi sorts its m3 data in MDil, i = 1, 2, 3, 3m310g m comparisons are performed. We can 2. Linearly connected array of three processors. simultaneously input 3m310g m/log m = 3m3 data into MDj2, MDZ2, MDiZ. That is, at the end of this round there are m3 data in each MDi2, i = 1, 2, 3. In the next round, each Pi sorts the m3 data in MDiz, and the next m3 input data will be loaded into MDil . In this time period, we can also output the three sorted lists in MD!, , i = 1, 2, 3, requiring 3m3 I/O time. The rest operations of phase 1 can be deduced accordingly. At the end of this phase, we have N/m3 sorted lists.
In phase 2, we repeatedly apply the m3-way merge algorithm in the processors to merge the sorted lists until the final result is obtained. For each m3-way merge in Pi, i = 1, 2, 3, we maintain a heap of m3 elements. Initially in each MD<* , there are m3 elements of the first elements of the current m3 sorted lists. These 3m' data are loaded into the processors during the last round of phase 1. Then in each Pi, we establish a heap of m3 data. Since it costs m310g m3/log m = 3m3 computing time, we can simultaneously load 3m3 data of the second elements of the current three sets of m3 sorted lists into MD32, MD22, and MD,*. After Pi outputs the top element of the heap in MDil , it takes a specific element in MDi2 to replenish MD;, . During the log m3/log m = 3 computing time of reheaping, the output data are dispatched to notify the host to supply three definite elements as fillers to furnish MDi2, i = 1, 2, 3. The rest of phase 2 can be continued accordingly until we finally get the desired sorted list of N data.
It is clear that the computing time and the I/O time of the above computation are equalized and the total size of local memories used is 3 . (2m3). On the basis of the same idea, the general balanced sorting algorithm on a linearly connected processor array of arbitrary length can be derived.
Suppose we have a linearly connected array of CY processors. The computation bandwidth of the processor array becomes aC but its I/O bandwidth is still I. Phase I is completed in NlcwmU rounds, each producing cy sorted lists of ma data. In phase 2, we repeatedly apply the ma-way merge algorithm in the processors to merge the sorted lists. Proof. For the mm-way merge in a processor, we maintain a heap of ma elements, therefore the total size of local memories used in the array is a . (2m*).
Q.E.D.
Balanced Sorting on a Mesh-Connected
Processor Array
Next we consider a mesh-connected array of four processors, PII, P12, Pz, , P22, each with computation bandwidth C and I/O bandwidth I, and Cl Z = log m/2. In fact, we may assume that C = log m and Z = 2. The sorting is also done in two phases. Phase 1 is executed in N/(4 * 2 * m) rounds, each generating 4 * 2 sorted lists of m data. That is, each processor generates two sorted lists of m data in each round. The operations of the processors in the array can be described with the help of Fig. 3 .
We first individually preload m data into MD,, and MD,, , i, j = 1, 2. Now each Pg starts to sort its data in MD,, . Because it requires m log m comparisons, the processor will take m log m/log m = m computing time to accomplish this task. We simultaneously load in four data groups LDll , LD2i, LD3i, LD4t of m data each to MDZ14, MDZZ4, MDiZ3, MDZZ3, respectively. In the following m I/O time, Pij sorts its data in MDijz, and in the mean time, the next four data groups LDIZ , LD12, LDj2, LDJ2 are sent to MDIM, MDm, MDlu, MD213 2 respectively. In the next m computing time, Pij sorts its data in MD,, . During this time period, we output four of the sorted lists which were generated before. The sorted lists in MD2r2 and MD222 are output through the two upper ports and the sorted lists in MDr2i and MDz2i are output through the two right ports. Meanwhile, the current input data LD13, LD23, LD33, LD43 are loaded into MDzt2, MDz2?, and Mb, MDz2i, respectively. Next, each Pg begins to sort its data in MDij4. We can simunltaneously output the sorted lists in MDili and MD2i1 through the two right ports and output the sorted lists in MD ri2 and MD122 throught the two upper ports. Certainly, we still keep inputting data. This time the input data LDi4, LD24, LD34, LDM are loaded into MDr12, MDi22, MDli i , MD21 i , respectively. The rest of phase 1 can be deduced accordingly. When this phase is finished, we will have Nlm sorted lists of m data each.
In phase 2, we iteratively merge the sorted lists until we get the final result. In each Pij, we apply the m-way merge algorithm on both MDijr and MDij3. Initially, there are m elements of the first elements of the current m sorted lists in MDijl and also in MDij3, i, j = 1, 2. These 4 . (2 * m) data can be loaded into the processors during the last round of phase 1. Then we establish two heaps of m data in each processor. Since it takes 2m log m/log m = 2m computing time, we can simultaneously load 4 . (2m) data of the next elements of current 4 . 2 sets of m sorted lists into MD,, and MD,,. These data should be sent to the processors that their parents, the first elements, stay in. After each Pij outputs the top elements of heaps in MD,, and MDij3, we take definite elements in MD,2 and MDij4 to replenish MD,1 and MDijx. The output data which are generated in MDijl are dispatched out by using the two right ports to notify the host to supply four specific elements to furnish MDij2. Similarly, the output data which are generated in MD,, are sent out by using the two upper ports to notify the host to supply four other specific elements to furnish MDij4. Since it needs 2 log m/log m = 2 computing time to reheap MD,, and MDij3, the work of reheaping and supplying fillers can be concurrently performed. The rest of phase 2 can be continued accordingly until we acquire a sorted list of N data.
It should be clear that the computing time and the I/O time are equalized in the above algorithm. The total size of local memories used is 4 . (4m2'2). The algorithm can be generalized. Suppose we have a meshconnected array of a2 processors. The computation bandwidth and I/O bandwidth of this processor array are a210g m and 2a, respectively. Phase 1 is executed in Nl(2a!2ma'2) rounds, each produces 2 * a2 sorted lists of maI data. In phase 2, each processor Pi, applies the ma12-way merge algorithm on both MDijr and MD,3 to iteratively merge the sorted lists until the final result is obtained. Q.E.D.
LEMMA 3.4. The memory size used in the proposed algorithm for balanced sorting on the mesh-connected processor array of a2 processors is O(a2m"'2).
Proof.
For the rnd2 -way merge in a processor, we maintain a heap of mai elements. So the total size of local memories is (w2(4ma"). Q.E.D.
COMPLEXITIES OF BALANCED SORTING
In this section, we show that the algorithms presented in the previous section really achieve their respective memory size lower bounds and exhibit asymptotic full speedups. But first we need present a general result of I/O complexity of sorting on processor arrays.
I. II0 Complexity of Sorting
Suppose sorting is implemented in a system that consists of p modules, each having A4 places to hold data, where M s p and N > PM. We also assume that in an I/O operation, every module can receive at most t data from outside, where 1 I t 5 M. The following lemma is a stronger version of Song's result on I/O complexity of sorting (Song, 1981) .
LEMMA 4.1. On the system de$ned above, the number of required II0 operations for sorting is IR(N log Nl(t log M)).
Since we are proving the lower bound for I/O, we may assume that in every I/O operation the computing power of a module is only limited by the number of data it encounters during that period of time. As explained below, this implies that in the first pikIlt I/O operations, there might be as many as b(M!)(M')(P""-M'f) possible outcomes generated by the system. Consider a particular module. In the first M/t I/O operations, since there are at most M data that can be transmitted into the system, the module will encounter at most M data. The number of possible outcomes produced by this module is at most M!. In the next I/O operation, this module can receive at most t data, thus there are at most M' possible outcomes generated by it. Therefore, at most (M!)M' outcomes are generated after (M/t) + 1 I/O operations, at most (M!)M2* outcomes are generated after (M/t) + 2 I/O operations, and so on. Since we have ,f3 modules, after the first PM/t I/O operations, at most p(M!)(Mr)(P*"-M") possible outcomes are generated.
Then in the ((PM/t) + 1)th I/O operation, each module receives at most t data and generates at most Ml possible outcomes, and so on. Sorting on such a system can be represented by a tree as shown in Fig. 4 Since N > M, this implies H 1 (N log N/t log M) + lower-order terms in N.
So we have H = R(N log N/t log M).
Memory Size Lower Bounds
We now employ Lemma 4.1 to show the minimum sizes of local memories for linearly connected and mesh-connected processor arrays to minimize the I/O requirements in performing balanced sorting. It is known that the number of comparisons needed to sort N data is Q(N log N) or CcomP = IR(N log N) (Knuth, 1973) . The array's computation bandwidth C' is aC and I/O bandwidth is still I. Assume M is the processors' individual local memory size required. Since the processor array is balanced for sorting, by (2), C co*plCio = C'lI = Cdl1 = ff log m.
But, by Lemma 4.1, we have C'i, = R(N log N/(t log M)). This implies that (Y log m = CcomplCio = O(Ccomp * t log M/N log N).
So log M = Cl(a! log m -N log N/(tCcomp )). Since we want to minimize Ci, and hence Ccomp, and since Ccomp = fi(N log N), we have M = fi(maif).
For the linearly connected array in Section 3.1, since C/Z = log m and t = 1, by Theorem 4.1, we know that each processor needs fl(rnO) local memory size for balanced sorting. The proposed algorithm actually achieves this lower bound. THEOREM 4.2. For a mesh-connected array of a2 processors, each with computation bandwidth C, Z/O bandwidth I, and CIZ = log m, the processors need fl(rnalf) size of individual local memory to minimize the array's II0 requirement in balanced sorting, where t is the number of data each II0 operation can handle.
The array's computation bandwidth C' is a2C and I/O bandwidth I' is aZ. Assume M is the processors' individual local memory size required. Since the processor array is balanced for sorting, by (2), C ,womplCio = C'lZ' = CY2Cl(CrZ) = CY log m.
But, by Lemma 4.1, we have Ci, = S1(N log Nl(t log M)). This implies that cx log m = CcomplCio = O(Ccomp * t log MIN log N).
SO log M = fi(a log m * N log N/(tC,,,,)).
Since we want to minimize C'i, and hence Ccomp, and since Ccomp = R(N log N), we have M = fl(m,',).
For the mesh-connected array in Section 3.2, since C/Z = log m/2 = log m1'2 and t = 1, by Theorem 4.2, we know that each processor needs fl((m1i2>~if) = fI(maj2) local memory size for balanced sorting. The proposed algorithm actually achieves this lower bound. Consider sorting N data on a single processor with O(m) size of memory. By taking p = 1 and t = 1 in Lemma 4.1, we know that the number of I/O operations and hence the execution time is fi(N log Nl log m). From Lemma 3. I, we know that the proposed algorithm on the linearly connected processor array takes O(N log Nl(log m")) = O((N log N/log m)/o) execution time to accomplish sorting. Thus the algorithm exhibits an asymptotic full speedup with (Y processors.
THEOREM 4.4. The proposed algorithm on the mesh-connected processor array exhibits an asymptotic full speedup with o2 processors.
Again, a single processor takes 0(N log N/log m) execution time. By Lemma 3.3, the proposed algorithm on the mesh-connected processor array takes O(N log Nl(2a log md2)) = O((N log N/log m)la2), and thus exhibits an asymptotic full speedup with c? processors.
CONCLUSION
In this paper, we have derived the memory siz lower bounds required to balance sorting on a linearly connected processor array and a mesh-connected processor array. They are higher than what were claimed by Kung (1985) , reflecting the fact that communication among the processors indeed influences the design of balanced computations.
It is important to design balanced algorithms on processor arrays and analyzing the factors for achieving balanced computations provides insight into the design of high performance architectures. We constantly emphasize that for balanced computation, computing time and I/O time must be equalized. However, in real situations, it will be meaningless not to consider the amount of time spent in the computation. It is easy to schedule a computing process such that the computing time equals the I/O time by allowing the CPUs to be not so active. So besides equalizing the computing time and the I/O time, it is necessary to minimize the total execution time. This is exactly the place where the memory size plays its role.
For balancing sorting on a processor, since the size of the processor's memory must be increased exponentially as computation bandwidth increases, it may become unrealistically large. Kung (1985) thus claimed that, for the sorting problem, one should not expect any substantial speedup without a significant increase in the processor's 110 bandwidth. Given the results of this paper, we can conclude further that, for sorting on a processor array, one should not expect any essential speedup without significant increases in both the I/O bandwidth of the array and the communication bandwidth among the processors.
